

FORM PTO-1449 (Modified)

FEB 18 2005

ATTY. DOCKET NO.

SERIAL NO.:

IL920030043US1

10/723,752

LIST OF PATENTS AND PUBLICATIONS
FOR APPLICANT'S INFORMATION
DISCLOSURE STATEMENT

APPLICANT:

David Goren, et al.

FILING DATE:

November 26, 2003

GROUP: 2825

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)
NMD	AA	2003/0172358	09/11/2003	Alon et al.			03/06/2002
	AB						
	AC						
	AD						
	AE						
	AF						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
	AG							

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

NMD	AI	Goren, D., et al., "On-chip Interconnect-Aware Design and Modeling Methodology, Based on High Bandwidth Transmission Line Devices", DAC 2003, June 2-6, 2003, Anaheim, CA, USA, Copyright 2003 ACM 1-58113-688-9/03/0006
	AJ	
	AL	

EXAMINER

DATE CONSIDERED

07/21/2005

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.